



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/577,320	04/28/2006	Nobuyuki Hirayama	00862.103495	4950
5514 7590 02/05/2008 FITZPATRICK CELLA HARPER & SCINTO 30 ROCKEFELLER PLAZA NEW YORK, NY 10112				
			EXAMINER LEGESSE, HENOK D	
			ART UNIT 2861	PAPER NUMBER
			MAIL DATE 02/05/2008	DELIVERY MODE PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

## Office Action Summary

Application No.

10/577,320

Applicant(s)

HIRAYAMA, NOBUYUKI

Examiner

HENOK LEGESSE

Art Unit

2861

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 19 November 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-26 is/are pending in the application.
- 4a) Of the above claim(s) 4, 7-13 and 19-24 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-3, 5-6, 14-18, 25-26 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date 09/26/2007.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☒ Other: one Foreign (Japan) Reference.

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1, 2, 14, 15, 25, and 26 are rejected under 35 U.S.C. 102(b) as being anticipated by Matsuno Yasushi (JP Pub.# 2000-246900).

**Regarding claims 1 and 14,** Matsuno teaches a printhead (IJH, Ink Jet Head in fig.4;

Note that the printhead inherently has a printhead substrate where the plurality of heater elements are arranged) having a plurality of printing elements (heater elements, RH, RH1, RH2,..., figs.12,9a,7a), comprising:

a plurality of switching elements comprising NMOS transistors (S1,..., S1A,S1B,S2A,S2B,... figs.12,9a,7a, see fig.3,13, paragraph 0028 for NMOS transistors switches), being arranged in correspondence with the respective printing elements (RH1, RH2,...) configured to control energization of the respective printing elements (RH1, RH2,...);

a first power supply line (power supply line) of a higher voltage and a second power supply line (ground line) of a lower voltage, configured to supply electric power to the printing elements (RH1, RH2,...);

a plurality of constant current sources (M2,M3,... in figs.10-12, and I1,I2,... in figs.9a,7a) comprising NMOS transistors (see figs.10-12), configured to supply a constant current to the printing elements (RH1, RH2,...);

Art Unit: 2861

a reference voltage circuit configured to generate a reference voltage (VDD fig.12; inherently there is a circuit that supplies VDD); and

a current generation circuit (101,102,M1) configured to generate a reference current ( $I_{ref1}, I_{ref2}$ ) on the basis of the reference voltage (VDD) generated by said reference voltage circuit,

wherein the a plurality of constant current sources (M2.M3,... in figs.10-12, and I1,I2,... in figs.9a,7a) supply, in accordance with the reference current ( $I_{ref1}, I_{ref2}$ )(figs.10-12) generated by said current generation circuit (101,102,M1), constant currents via said switching elements (S1,S2,S1B,S2B,... ) arranged in correspondence with the respective printing elements (RH1, RH2,...), and

the printing elements (RH1, RH2,..., figs.10-12,9a,7a), said switching elements (S1,S2, S1B,S2B,... ) and said constant current sources (M2.M3,... in figs.10-12, and I1,I2,... in figs.9a,7a) are connected in series (see figs.9a,7a) between said first power supply line (power supply line) and said second power supply line (ground line) (see figs.12,9a,7a), in an order of the printing elements (RH1, RH2,...), said switching elements (S1,S2,S1B,S2B,... ) and said constant current sources from said first power supply line (power supply line) to said second power supply line(ground line) (see figs.12,9a,7a).

**Regarding claims 2 and 15,** Matsuno further teaches each of the plurality of constant current sources (M2.M3,...) forms a current mirror circuit with a current output circuit portion of said current generation circuit (constant current sources M2 and M3 forms a current mirror circuit with M1, see fig.12).

Art Unit: 2861

**Regarding claims 25 and 26**, Matsuno further teaches a printhead (IJH, inkjet head fig.4) defined in claim 1 (see figs. 4,12 and claim 1 rejection above);

and an ink tank (IJC, inkjet cartridge in fig.4) configured to accommodate ink to be supplied to said printhead (IJH),

and driving means (1705 in fig.5;302 in fig.13;300 in figs.10-12) for driving said printhead in accordance with a printing signal.

***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 3 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuno Yasushi in view of Okada et al (US 5,886,713).

**Regarding claims 3 and 16**, Matsuno teaches substantially teaches the claimed invention except for the plurality of printing elements and said plurality of switching elements are divided into a plurality of groups, and each of said constant current sources is connected to one of the plurality of groups.

However, from the same endeavor Okada et al teaches grouping of plurality of printing elements and plurality of switching elements divided into a plurality of groups (see fig. 11; col.2, lines 36-67, col.3, lines 1-26).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to group plurality of printing elements and plurality of switching elements of Matsuno in to a plurality of groups as taught by Okada et al in such away that each of the constant current sources of Matsuno are connected to one of the plurality of groups. The motivation being since in this arrangement fewer heaters are simultaneously driven in each group during printing, over heating of a print head is suppressed. Thus high quality printing image is obtained (see col.2, lines 52-55 of Okada et al).

5. Claims 5 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuno Yasushi in view of Yaklin (US 2003/0038617).

**Regarding claims 5 and 17**, Matsuno teaches substantially teaches the claimed invention except for the reference voltage circuit generates as the reference voltage a voltage obtained by amplifying a band gap voltage.

However, Yaklin teaches a reference voltage circuit (220,224 in fig.6) that generates a reference voltage (234) obtained by amplifying a band gap voltage ( $V_{BG}$ ).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize the reference voltage circuit of Yaklin in the circuit of Matsuno to provide a more stable reference voltage VDD.

6. Claims 6 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuno Yasushi in view of Nagumo (US 6,400,349).

Art Unit: 2861

**Regarding claims 6 and 18**, Matsuno teaches substantially teaches the claimed invention, constant current source (M2.M3,... fig.12) is formed using NMOS transistors. But fails to expressly teach the constant current sources (M2,M3,...) operates in a saturation region wherein a drain current hardly changes with respect to a drain voltage.

However, Nagumo teaches constant current source (M 1,fig.2) formed using MOS transistors that operates in a saturation region (col.8,lines 44-48) wherein a drain current hardly changes with respect to a drain voltage (fig.8 and col.8,lines 44-48).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to operate the constant current source (M2.M3,... fig.12) of Matsuno in a saturation region based on the teaching of Nagumo in order to make the constant current from the constant current substantially constant, regardless of variations in the power supply or ground potential thereby resulting in better image quality (fig.8 and col.8, lines 44-48).

### ***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 1,2,6,14,15,18,25, and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nagumo (US 6,400,349) in view of Matsuno Yasushi (JP Pub.# 2000-246900).

**Regarding claims 1 and 14**, Nagumo teaches a printhead (thermal printer, col.1, lines 7-9; Note that thermal printer inherently has a printhead and printhead of a thermal printer inherently has plurality of printing elements, heaters, arranged on a printhead substrate) having a plurality of printing elements (heating elements, col.1, lines 7-9), comprising:

a plurality of switching elements comprising MOS transistors (M2 in fig.2; Note that there is at least one switching transistors M2 in each of the driving circuits 208 in fig.1), being arranged in correspondence with the respective printing elements (heating elements, col.1, lines 7-9; Note that the driving circuits 208 in figs.1, 2 can be used to drive a heating elements of a thermal printer, col.1, lines 5-10, but in figs.1, 2, 208 is shown as an LED driver) configured to control energization of the respective printing elements (heating elements of thermal printer);

a first power supply line (power supply line,  $V_{DD}$ , fig.2) of a higher voltage and a second power supply line (ground line) of a lower voltage, configured to supply electric power to the printing elements (heating element replaces the LED in fig.2 as mentioned above);

a plurality of constant current sources comprising NMOS transistors (M1 in fig.2, 324-326 in fig.9, note M1 in fig.2 is p type MOS transistors, however fig.9 teaches constant current sources made of N type MOS transistors. Note also there is at least one constant current source M1 in each of the driving circuits 208 in fig.1), configured to supply a constant current to the printing elements (to the heating elements);

a reference voltage circuit (203 fig.1) configured to generate a reference voltage ( $V_{REF}$  fig.2); and



Art Unit: 2861

a current generation circuit ( $R_{ref}$ , 100, 101,  $V_{REF}$ , fig.2) configured to generate a reference current ( $I_{ref}$ ) on the basis of the reference voltage ( $V_{REF}$ ) generated by said reference voltage circuit (203 fig.1),

wherein the a plurality of constant current sources (M1 in fig.2; Note that there is at least one constant current source M1 in each of the driving circuits 208 in fig.1) supply, in accordance with the reference current ( $I_{ref}$ ) generated by said current generation circuit ( $R_{ref}$ , 100,  $V_{REF}$  fig.2), constant currents ( $I_{D1}$ ) via said switching elements (M2) arranged in correspondence with the respective printing elements (heating elements of thermal printer) (figs.1,2; col.1, lines 5-10, col.7, lines 10-63, col.8, lines 15-63), and

the printing elements (heating elements of a thermal printer which replaces the LED in fig2 when 208 in fig.1 is used to drive the heating element of a thermal heater, col.1, lines 5-13, col.14 lines 55-58), said switching elements (M2,... in fig.2) and said constant current sources (M1,...) are connected in series (see fig.2) between said first power supply line (power supply line,  $V_{DD}$ ) and said second power supply line (ground line), in an order of the printing elements, said switching elements and said constant current sources from said second power supply line (ground line) to said first power supply line (power supply line,  $V_{DD}$ ).

Nagumo does not specifically teaches that the MOS transistor switching element M2 in fig.2 can be N type MOS transistor, and in the order of the printing elements, switching elements and constant current sources and connected from said first power supply line to said second power supply line.

However, from the same endeavor Matsuno teaches NMOS transistors used as a switching elements (fig.3,13, paragraph 0028), and printing elements (heater elements, RH,..., figs.7a,9a), switching elements (S1-S2 in fig.7a,S1-S3 in fig.9a) and constant current sources (I1,I2,... in figs.7a,9a) connected in series between first power supply line (power supply line,VH) and said second power supply line (ground line), in an order of the printing elements, said switching elements and said constant current sources (see figs.7a,9a,10-12) from said first power supply line (power supply line,VH) to said second power supply line (ground line).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize NMOS transistor as switching element and to arrange in an order of the series connected printing elements, the NMOS switching elements and the NMOS constant current sources from the first power supply line (power supply line) to said second power supply line (ground line) in the print head of Nagumo based on the teachings of Matsuno. The motivation being the availability of a low cost NMOS transistors, and in order to make the wirings between the NMOS transistors (the switching element and the constant current sources) and the power supply line more straight (easy) by providing the proper biasing polarity of the supply lines closer to the appropriate terminals of the NMOS transistors reducing the amount of wirings used and the resistance due to the wirings in the circuit.

\*\*\* Note that no reason was given in the applicant's specification as to why specifically NMOS transistors are used in the circuits.

**Regarding claims 2, and 15,** Nagumo further teaches each of the plurality of constant current sources (M1,... in fig.2) forms a current mirror circuit with a current output circuit

Art Unit: 2861

portion of said current generation circuit (constant current source M1 forms a current mirror circuit with 101, see fig.2; col.8, lines 40-44).

**Regarding claims 6, and 18,** Nagumo further teaches the NMOS transistors of said constant current source (M1 in fig.2) operates in a saturation region wherein a drain current hardly changes with respect to a drain voltage (fig.8 and col.8, lines 44-48).

**Regarding claims 25 and 26,** Nagumo as modified by Matsuno above further teaches a printhead (IJH, inkjet head fig.4 of Matsuno, or the thermal printhead of Nagumo) defined in claim 1 (see figs. 4, 12 and claim 1 rejection above);

and an ink tank (IJC, inkjet cartridge in fig.4 of Matsuno) configured to accommodate ink to be supplied to said printhead (IJH),

and driving means (1705 in fig.5; 302 in fig.13; 300 in figs.10-12 of Matsuno, or the driving means of Nagumo in fig.1) for driving said printhead in accordance with a printing signal.

9. Claims 3 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nagumo as modified by Matsuno above further in view of Okada et al (US 5,886,713).

**Regarding claims 3 and 16,** Nagumo as modified by Matsuno above substantially teaches the claimed invention except for the plurality of printing elements and said plurality of switching elements are divided into a plurality of groups, and each of said constant current sources is connected to one of the plurality of groups.

Art Unit: 2861

However, from the same endeavor Okada et al teaches grouping of plurality of printing elements and plurality of switching elements divided into a plurality of groups (see fig. 11; col.2, lines 36-67, col.3, lines 1-26).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to group plurality of printing elements and plurality of switching elements of Nagumo as modified by Matsuno in to a plurality of groups as taught by Okada et al in such away that each of the constant current sources is connected to one of the plurality of groups. The motivation being since in this arrangement fewer heaters are simultaneously driven in each group during printing, over heating of a print head is suppressed. Thus high quality printing image is obtained (see col.2, lines 52-55 of Okada et al).

10. Claims 5 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nagumo as modified by Matsuno above further in view of Yaklin (US 2003/0038617).

**Regarding claims 5 and 17,** Nagumo as modified by Matsuno above further substantially teaches the claimed invention except for the reference voltage circuit generates as the reference voltage a voltage obtained by amplifying a band gap voltage.

However, Yaklin teaches a reference voltage circuit (220,224 in fig.6) that generates a reference voltage (234) obtained by amplifying a band gap voltage ( $V_{BG}$ ).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize the reference voltage circuit of Yaklin in the circuit of Matsuno to provide a more stable reference voltage VDD.

***Response to Arguments***

11. Applicant's arguments with respect to claims 1-3, 5-6, 14-18, and 25-26 have been considered but are moot in view of the new ground(s) of rejection.

***Conclusion***

12. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to HENOK LEGESSE whose telephone number is (571)270-1615. The examiner can normally be reached on Mon - FRI, 7:30-5:00, ALT.FRI EST.TIME.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Luu can be reached on (571) 272-7663. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2861

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

*H.L.*  
H.L.  
01/04/2008

  
**MATTHEW LUU**  
**SUPERVISORY PATENT EXAMINER**